
module ysyx_20220337_WBU (
    input           Mem2Reg,
    input   [63:0]  ALU_result,
    input   [63:0]  Read_data,
    output  [63:0]  wb_data
);
    assign wb_data = Mem2Reg ? Read_data : ALU_result;

endmodule